

Wafer-level Packaging (WLP) Reliability and Stress Driven Failure Modes

Kaysar Rahim, Ph.D.

Technical Fellow, Northrop Grumman Systems Corporation

The 27th Annual Components for Military and Space Electronics
Conference and Exhibition

Los Angeles, CA

April 30 – May 2, 2024


Abstract

Wafer-Level Packages (WLP) offers an excellent solution to meet the growing demand for small, thin, and fast electronic products. Due to its low cost and high performance, WLP has a strong position in the handheld and mobile electronic system applications. However, the Fan-in/Fan-out WLP technologies shows a growing interest in the aerospace and defense applications. Thermo-mechanic reliability of WLP remains a major challenge for higher I/O and larger die in the support of Defense and Aerospace electronic systems. In this work, we provide a comprehensive overview of WLP based on stress test's driven reliability, associate's failure modes, detailed physics of failures, and fundamentals of board level failure mechanism.


Outlines

- Overview of Wafer-level Packaging (WLP)
- Physics of Failures and Board-level Interconnects Stress Fundamentals
- Stress Test's Drive Failure Modes
- Board Level Reliability Improvements
- Summary



Wafer-level Packaging (WLP) - Overview



- ### WLP Benefits
- ✓ Low-Cost Packaging
 - ✓ Smaller Footprints
 - ✓ Enable High Density Integration
 - ✓ Improved Board-level **Manufacturability due to Bumps Pitch Fan-out**
 - ✓ Higher Electrical Performance
 - ✓ Improved Reliability






Wafer-level Packaging (WLP) – Manufacturing Flow



Wafer-level Packaging (WLP) – Reliability Fundamentals



Temperature Cycling



Shock & Bend


Drop Test @
1500Gs / 2900Gs
0.5 ms duration

Cyclic Bend @ 1Hz




Shock / Cyclic Bend Test

Wafer-level Packaging (WLP) – Reliability Assessments



For the Same Die/Package Size:


- WLP-A has 60% Higher TC Life Compared to WLP-C
- WLP-C has 20% Higher TC Life Compared to WLP-B



Temperature Cycling Test Data
 -40°C / +125°C, 1cph

Reference: M. S. K. Rahim, Tiao Zhou, Xuejun Fan and G. Rupp, "Board level temperature cycling study of large array Wafer Level Package," 2009 59th Electronic Components and Technology Conference, San Diego, CA, USA, 2009, pp. 898-902, doi: 10.1109/ECTC.2009.5074119.

Wafer-level Packaging (WLP) – Structural Failure Modes





Failure Modes	Failure Mechanism
1	Die / Package Crack
2	IMC Crack (Package Side)
3	Bulk Solder Crack (Package Side)
4	Bulk Solder Crack (Substrate Side)
5	IMC Crack (Substrate Side)
6	Substrate Crack (Pad Crater, Micro-via Crack)

- Thermo-mechanical and Shock / Drop Stress-Related Failures
- Failure Mode 3 is the Primary Failure Mechanism for a Good Process

Reference: M. S. K. Rahim, Tiao Zhou, Xuejun Fan and G. Rupp, "Board level temperature cycling study of large array Wafer Level Package," *2009 59th Electronic Components and Technology Conference*, San Diego, CA, USA, 2009, pp. 898-902, doi: 10.1109/ECTC.2009.5074119.

Wafer-level Packaging (WLP) – TC Induced Failure Initiation

Dye & Pry Failure Analysis Technique



Sample Taken Out after Prolonged TC Test



- Corner Solder Joints Failed First
- Solder Joint Crack Propagates towards the Center of the Package

Sample Taken Out Immediately after Failures

Reference: M. S. K. Rahim, Tiao Zhou, Xuejun Fan and G. Rupp, "Board level temperature cycling study of large array Wafer Level Package," 2009 59th Electronic Components and Technology Conference, San Diego, CA, USA, 2009, pp. 898-902, doi: 10.1109/ECTC.2009.5074119.

Wafer-level Packaging (WLP) – TC Induced Failure Initiation

Dye & Pry Failure Analysis Technique




Solder Joint Crack Initiation Mechanism

- Solder Joint Crack Initiate at the Center side of the Joint, where Higher Tensile Stress Developed during Substrate Thermal Mismatch


Reference: M. S. K. Rahim, Tiao Zhou, Xuejun Fan and G. Rupp, "Board level temperature cycling study of large array Wafer Level Package," 2009 59th Electronic Components and Technology Conference, San Diego, CA, USA, 2009, pp. 898-902, doi: 10.1109/ECTC.2009.5074119.

Wafer-level Packaging (WLP) – TC Induced Failure Initiation


Simulation of TC Data with Finite Element Analysis



Complete Crack Map after Prolonged TC Test



Inelastic Energy Density Contour for Corner Solder Joint





Von Mises Stress in Solder Balls for Identifying the Critical Ball

- TC Test Failures / Crack Maps Correlates very well with Finite Element Analysis Data



Reference: M. S. K. Rahim, Tiao Zhou, Xuejun Fan and G. Rupp, "Board level temperature cycling study of large array Wafer Level Package," *2009 59th Electronic Components and Technology Conference*, San Diego, CA, USA, 2009, pp. 898-902, doi: 10.1109/ECTC.2009.5074119.

Wafer-level Packaging (WLP) – Process Driven Time-0 Failure Mechanism

Failure Level	Failure Mechanism	Reliability Impacts
<p>Die Level</p>	 <p>Dielectric Residue Trapped in Via Interface</p> <p>Dielectric Delam</p>	<ul style="list-style-type: none"> • Higher Via Resistance • Via Delam from Die metal • PI Delam can Cause Die Crack • Package Structural and Functional Failures
<p>Interconnect Level</p>	 <p>Post-reflow Head in Pillow Defect (Solder Non-wet)</p>	<ul style="list-style-type: none"> • Package Structural and Functional Failures



Reference: M. S. K. Rahim, Tiao Zhou, Xuejun Fan and G. Rupp, "Board level temperature cycling study of large array Wafer Level Package," *2009 59th Electronic Components and Technology Conference*, San Diego, CA, USA, 2009, pp. 898-902, doi: 10.1109/ECTC.2009.5074119.

Wafer-level Packaging (WLP) – Temperature Cycling Driven Failure Mechanism

Failure Level	Failure Mechanism	Reliability Impacts
<p>Package Level</p>	 <p>Package Crack: PI Crack => ILD / Die Metal Crack</p>	<ul style="list-style-type: none"> • Caused early failures • Not an expected failure mode
<p>Interconnect Level</p>	 <p>Crack through Bulk Solder (Ductile Fracture)</p>	<ul style="list-style-type: none"> • An expected failure mode • Can survive >1500 cycles for a good bumping and assembly process




Reference: M. S. K. Rahim, Tiao Zhou, Xuejun Fan and G. Rupp, "Board level temperature cycling study of large array Wafer Level Package," *2009 59th Electronic Components and Technology Conference*, San Diego, CA, USA, 2009, pp. 898-902, doi: 10.1109/ECTC.2009.5074119.

Wafer-level Packaging (WLP) – Reliability Test Driven Failure Mechanisms

Reliability Test Conditions	Failure Mechanism	Reliability Impacts
<p>Temperature Cycling (-55°C / +125°C)</p>		<ul style="list-style-type: none"> • Crack through Bulk Solder (Ductile Fracture) • Intermittent failure • Little or No resistance change at RT probing
<p>Drop Test (1500g, 0.5 ms)</p>		<ul style="list-style-type: none"> • Crack through IMC Layer (Brittle Fracture) • Hard failure • Open or High Resistance at RT probing






Reference: M. S. K. Rahim, Tiao Zhou, Xuejun Fan and G. Rupp, "Board level temperature cycling study of large array Wafer Level Package," *2009 59th Electronic Components and Technology Conference*, San Diego, CA, USA, 2009, pp. 898-902, doi: 10.1109/ECTC.2009.5074119.


Wafer-level Packaging (WLP) – Reliability Test Driven Failure Mechanisms

Reliability Test Conditions	Failure Mechanism	Reliability Impacts
<p>Drop Test (1500g, 0.5 ms)</p>		<ul style="list-style-type: none"> • Solder Joint Crack through IMC Layer <ul style="list-style-type: none"> ▪ Intermetallic Fracture
<p>MSL1 + Drop Test</p>		<ul style="list-style-type: none"> • Package Crack: <ul style="list-style-type: none"> ▪ Dielectric / ILD / Die Metal Crack
<p>MSL1 + HTS (150°C) + Drop Test</p>		<ul style="list-style-type: none"> • Package Crack: <ul style="list-style-type: none"> ▪ Dielectric Delam from RDL Layer

Reference: M. S. K. Rahim, Tiao Zhou, Xuejun Fan and G. Rupp, "Board level temperature cycling study of large array Wafer Level Package," *2009 59th Electronic Components and Technology Conference*, San Diego, CA, USA, 2009, pp. 898-902, doi: 10.1109/ECTC.2009.5074119.

Wafer-level Packaging (WLP) – Solder Joint Reliability Improvements

<p>WLP ball allocation</p>	<p style="text-align: center;">A</p> 	<p style="text-align: center;">B or C</p> 	
<p>Solder joint shape</p>			
<p>Standoff</p>	<p style="text-align: center;">150 μm</p>	<p style="text-align: center;">200 μm</p>	
<p>Solder joint diameter</p>	<p style="text-align: center;">330 μm</p>	<p style="text-align: center;">275 μm for normal balls 300 μm for Plastic core balls</p>	



Higher Stand-off
And
Higher Solder Joint Reliability


Reference: Development of Low Cost and High Pin Count Wafer Level Packaging by Karthik Thambidurai, Viren Khandekar, Tiao Zhou, Ph.D. and Kaysar Rahim, Maxim Integrated, Paper # 388, SMTA International Conference 2015, 27 September - 1 October 2015, Rosemont, IL, ISBN: 978-1-5108-1371-7"

Wafer-level Packaging (WLP) – Solder Joint Reliability Improvements

Bump Type	Pre-assembly	Post-assembly	Stand-off Increase
Standard WLP Bumps	<p>Standard WLP Balls</p> <p>0.065</p>	<p>Standard WLP Balls</p> <p>30 um</p>	<p>50 um Solder Stand-off Gain</p>
Poly-core WLP Bumps	<p>Poly-core WLP Balls</p> <p>0.085</p>	<p>Poly-core WLP Balls</p> <p>80 um</p>	


Reference: Development of Low Cost and High Pin Count Wafer Level Packaging by Karthik Thambidurai, Viren Khandekar, Tiao Zhou, Ph.D. and Kaysar Rahim, Maxim Integrated, Paper # 388, SMTA International Conference 2015, 27 September - 1 October 2015, Rosemont, IL, ISBN: 978-1-5108-1371-7"

Wafer-level Packaging (WLP) – Solder Joint Reliability Improvements




Reference: Development of Low Cost and High Pin Count Wafer Level Packaging by Karthik Thambidurai, Viren Khandekar, Tiao Zhou, Ph.D. and Kaysar Rahim, Maxim Integrated, Paper # 388, SMTA International Conference 2015, 27 September - 1 October 2015, Rosemont, IL, ISBN: 978-1-5108-1371-7"

Wafer-level Packaging (WLP) – Solder Joint Reliability Improvements










WLP ball allocation			or	
Solder joint shape				
Standoff	150 μm	200 μm		
Solder joint diameter	330 μm	275 μm for normal balls 300 μm for Plastic core balls		



Reference: Development of Low Cost and High Pin Count Wafer Level Packaging by Karthik Thambidurai, Viren Khandekar, Tiao Zhou, Ph.D. and Kaysar Rahim, Maxim Integrated, Paper # 388, SMTA International Conference 2015, 27 September - 1 October 2015, Rosemont, IL, ISBN: 978-1-5108-1371-7"

Wafer-level Packaging (WLP) – Solder Joint Reliability Improvements

Option	Corner Joint	Non-corner Joint
A		
B		
C		



- Poly-core Bumps Provided 30% Higher SJ TC Reliability
- Bulk Solder Crack at the Package Side is the Primary Failure Mechanism

Reference: Development of Low Cost and High Pin Count Wafer Level Packaging by Karthik Thambidurai, Viren Khandekar, Tiao Zhou, Ph.D. and Kaysar Rahim, Maxim Integrated, Paper # 388, SMTA International Conference 2015, 27 September - 1 October 2015, Rosemont, IL, ISBN: 978-1-5108-1371-7"

Summary

- FO-WLP has a Great Potential in Aerospace and Defense Applications
- Need to Address the Reliability Challenges for Higher I/O Count and Large Packages
- Need to Define the Right Stress Testing and Qualifications Requirements for the Defense and Aerospace Applications
- Need to Understand the Fundamentals of the Failure Mechanisms Associated with Field Stressing
- Need to Define the Design for Reliability (DFR) Aligned with Defense and Aerospace Applications

NORTHROP
GRUMMAN

The logo graphic consists of a thick black horizontal line extending from the end of the word "NORTHROP" to the right, and a thick black vertical line extending downwards from the end of the word "GRUMMAN" to the right, forming an L-shaped corner.