

# Wafer-level Packaging (WLP) Reliability and Stress Driven Failure Modes

#### Kaysar Rahim, Ph.D.

Technical Fellow, Northrop Grumman Systems Corporation

The 27<sup>th</sup> Annual Components for Military and Space Electronics Conference and Exhibition

Los Angeles, CA

April 30 - May 2, 2024



#### **Abstract**

Wafer-Level Packages (WLP) offers an excellent solution to meet the growing demand for small, thin, and fast electronic products. Due to its low cost and high performance, WLP has a strong position in the handheld and mobile electronic system applications. However, the Fanin/Fan-out WLP technologies shows a growing interest in the aerospace and defense applications. Thermo-mechanic reliability of WLP remains a major challenge for higher I/O and larger die in the support of Defense and Aerospace electronic systems. In this work, we provide a comprehensive overview of WLP based on stress test's driven reliability, associate's failure modes, detailed physics of failures, and fundamentals of board level failure mechanism.



### **Outlines**

- Overview of Wafer-level Packaging (WLP)
- Physics of Failures and Board-level Interconnects Stress Fundamentals
- Stress Test's Drive Failure Modes
- Board Level Reliability Improvements
- Summary

### Wafer-level Packaging (WLP) - Overview







#### Wafer-level Packaging (WLP) – Manufacturing Flow





### Wafer-level Packaging (WLP) – Reliability Fundamentals





### Wafer-level Packaging (WLP) – Reliability Assessments



<u>*Reference:*</u> M. S. K. Rahim, Tiao Zhou, Xuejun Fan and G. Rupp, "Board level temperature cycling study of large array Wafer Level Package," *2009 59th Electronic Components and Technology Conference*, San Diego, CA, USA, 2009, pp. 898-902, doi: 10.1109/ECTC.2009.5074119.



### Wafer-level Packaging (WLP) – Structural Failure Modes



Failure Modes	Failure Mechanism
1	Die / Package Crack
2	IMC Crack (Package Side)
3	Bulk Solder Crack (Package Side)
4	Bulk Solder Crack (Substrate Side)
5	IMC Crack (Substrate Side)
6	Substrate Crack (Pad Crater, Micro-via Crack)

- Thermo-mechanical and Shock / Drop Stress-Related Failures
- Failure Mode 3 is the Primary Failure Mechanism for a Good Process

<u>Reference:</u> M. S. K. Rahim, Tiao Zhou, Xuejun Fan and G. Rupp, "Board level temperature cycling study of large array Wafer Level Package," *2009 59th Electronic Components and Technology Conference*, San
 <sup>8</sup> Diego, CA, USA, 2009, pp. 898-902, doi: 10.1109/ECTC.2009.5074119.

### Wafer-level Packaging (WLP) – TC Induced Failure Initiation

#### Dye & Pry Failure Analysis Technique



#### Sample Taken Out Immediately after Failures

9

<u>*Reference:*</u> M. S. K. Rahim, Tiao Zhou, Xuejun Fan and G. Rupp, "Board level temperature cycling study of large array Wafer Level Package," *2009 59th Electronic Components and Technology Conference*, San Diego, CA, USA, 2009, pp. 898-902, doi: 10.1109/ECTC.2009.5074119.



Sample Taken Out after Prolonged TC Test

Corner Solder Joints Failed First

Solder Joint Crack Propagates towards the Center of the Package

### Wafer-level Packaging (WLP) – TC Induced Failure Initiation

#### Dye & Pry Failure Analysis Technique



Solder Joint Crack Initiation Mechanism



• Solder Joint Crack Initiate at the Center side of the Joint, where Higher Tensile Stress Developed during Substrate Thermal Mismatch

<u>Reference:</u> M. S. K. Rahim, Tiao Zhou, Xuejun Fan and G. Rupp, "Board level temperature cycling study of large array Wafer Level Package," *2009 59th Electronic Components and Technology Conference*, San
 <sup>10</sup> Diego, CA, USA, 2009, pp. 898-902, doi: 10.1109/ECTC.2009.5074119.



### Wafer-level Packaging (WLP) – TC Induced Failure Initiation

#### Simulation of TC Data with Finite Element Analysis



Complete Crack Map after Prolonged TC Test



Inelastic Energy Density Contour for Corner Solder Joint



Von Mises Stress in Solder Balls for Identifying the Critical Ball

• TC Test Failures / Crack Maps Correlates very well with Finite Element Analysis Data

<u>*Reference:*</u> M. S. K. Rahim, Tiao Zhou, Xuejun Fan and G. Rupp, "Board level temperature cycling study of large array Wafer Level Package," *2009 59th Electronic Components and Technology Conference*, San Diego, CA, USA, 2009, pp. 898-902, doi: 10.1109/ECTC.2009.5074119.

### Wafer-level Packaging (WLP) – Process Driven Time-0 Failure Mechanism

Failure Level	Failure Mechanism	Reliability Impacts
Die Level	Dielectric Residue Trapped in Via InterfaceDielectric Delam	<ul> <li>Higher Via Resistance</li> <li>Via Delam from Die metal</li> <li>PI Delam can Cause Die Crack</li> <li>Package Structural and Functional Failures</li> </ul>
Interconnect Level	Post-reflow Head in Pillow Defect (Solder Non-wet)	<ul> <li>Package Structural and Functional Failures</li> </ul>

<u>Reference:</u> M. S. K. Rahim, Tiao Zhou, Xuejun Fan and G. Rupp, "Board level temperature cycling study of large array Wafer Level Package," *2009 59th Electronic Components and Technology Conference*, San
 <sup>12</sup> Diego, CA, USA, 2009, pp. 898-902, doi: 10.1109/ECTC.2009.5074119.

# Wafer-level Packaging (WLP) – Temperature Cycling Driven Failure Mechanism



<u>Reference:</u> M. S. K. Rahim, Tiao Zhou, Xuejun Fan and G. Rupp, "Board level temperature cycling study of large array Wafer Level Package," *2009 59th Electronic Components and Technology Conference*, San
 <sup>13</sup> Diego, CA, USA, 2009, pp. 898-902, doi: 10.1109/ECTC.2009.5074119.

## Wafer-level Packaging (WLP) – Reliability Test Driven Failure Mechanisms



<u>Reference:</u> M. S. K. Rahim, Tiao Zhou, Xuejun Fan and G. Rupp, "Board level temperature cycling study of large array Wafer Level Package," *2009 59th Electronic Components and Technology Conference*, San
 <sup>14</sup> Diego, CA, USA, 2009, pp. 898-902, doi: 10.1109/ECTC.2009.5074119.

# Wafer-level Packaging (WLP) – Reliability Test Driven Failure Mechanisms

Reliability Test Conditions	Failure Mechanism	Reliability Impacts
Drop Test (1500g, 0.5 ms)		<ul> <li>Solder Joint Crack through IMC Layer</li> <li>Intermetallic Fracture</li> </ul>
MSL1 + Drop Test	2	<ul> <li>Package Crack:</li> <li>Dielectric / ILD / Die Metal Crack</li> </ul>
MSL1 + HTS (150°C) + Drop Test Reference: M. S. K. Rahim, Tiao Zhou, Xuejun Fan and G. Rup	p. "Board level temperature cycling study of	<ul> <li>Package Crack:</li> <li>Dielectric Delam from RDL Layer</li> </ul>

large array Wafer Level Package," 2009 59th Electronic Components and Technology Conference, San Diego, CA, USA, 2009, pp. 898-902, doi: 10.1109/ECTC.2009.5074119.

15

### Wafer-level Packaging (WLP) – Solder Joint Reliability Improvements



<u>*Reference:*</u> Development of Low Cost and High Pin Count Wafer Level Packaging by Karthik Thambidurai, Viren Khandekar, Tiao Zhou, Ph.D. and Kaysar Rahim, Maxim Integrated, Paper # 388, SMTA International Conference 2015, 27 September - 1 October 2015, Rosemont, IL, ISBN: 978-1-5108-1371-7"

16

# Wafer-level Packaging (WLP) – Solder Joint Reliability Improvements



<u>Reference:</u> Development of Low Cost and High Pin Count Wafer Level Packaging by Karthik Thambidurai, Viren Khandekar, Tiao Zhou, Ph.D. and Kaysar Rahim, Maxim Integrated, Paper # 388, SMTA International Conference 2015, 27 September - 1 October 2015, Rosemont, IL, ISBN: 978-1-5108-1371-7"

Approved for Public Release; NG24-0362; ©2024 Northrop Grumman Systems Corporation

17

### Wafer-level Packaging (WLP) – Solder Joint Reliability Improvements



<u>Reference:</u> Development of Low Cost and High Pin Count Wafer Level Packaging by Karthik Thambidurai, Viren Khandekar, Tiao Zhou, Ph.D. and Kaysar Rahim, Maxim Integrated, Paper # 388, SMTA International Conference 2015, 27 September - 1 October 2015, Rosemont, IL, ISBN: 978-1-5108-1371-7"

18

#### Wafer-level Packaging (WLP) – Solder Joint Reliability Improvements



Reference: Development of Low Cost and High Pin Count Wafer Level Packaging by Karthik Thambidurai, Vire Khandekar, Tiao Zhou, Ph.D. and Kaysar Rahim, Maxim Integrated, Paper # 388, SMTA International Conference 2015, 27 September - 1 October 2015, Rosemont, IL, ISBN: 978-1-5108-1371-7"



### Wafer-level Packaging (WLP) – Solder Joint Reliability Improvements



<u>Reference:</u> Development of Low Cost and High Pin Count Wafer Level Packaging by Karthik Thambidurai, Viren Khandekar, Tiao Zhou, Ph.D. and Kaysar Rahim, Maxim Integrated, Paper # 388, SMTA International Conference 2015, 27 September - 1 October 2015, Rosemont, IL, ISBN: 978-1-5108-1371-7"

20

# Summary

- FO-WLP has a Great Potential in Aerospace and Defense Applications
- Need to Address the Reliability Challenges for Higher I/O Count and Large Packages
- Need to Define the Right Stress Testing and Qualifications Requirements for the Defense and Aerospace Applications
- Need to Understand the Fundamentals of the Failure Mechanisms Associated with Field Stressing
- Need to Define the Design for Reliability (DFR) Aligned with Defense and Aerospace Applications